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ABSTRACT
Domain specific accelerators present new challenges and opportunities for code generation onto novel instruction
sets, communication fabrics, and memory architectures.
In this paper we introduce an intermediate representation (IR) which enables both deep learning computational
kernels and hardware capabilities to be described in the same IR. We then formulate and apply instruction mapping
to determine the possible ways a computation can be performed on a hardware system. Next, our scheduler
chooses a specific mapping and determines the data movement and computation order. In order to manage the
large search space of mappings and schedules, we developed a flexible framework that allows heuristics, cost
models, and potentially machine learning to facilitate this search problem.
With this system, we demonstrate the automated extraction of matrix multiplication kernels out of recent deep
learning kernels such as depthwise-separable convolution. In addition, we demonstrate two to five times better
performance on DeepBench sized GEMMs and GRU RNN execution when compared to state-of-the-art (SOTA)
implementations on new hardware and up to 85% of the performance for SOTA implementations on existing
hardware.
1 INTRODUCTION
Modern computer programs are typically written in high-
level programming languages that abstract away details of
individual hardware architectures. To that end, a large body
of work exists in the field of compilation techniques, the
process of automatically translating high-level program de-
scriptions into the low-level instruction set understood by
the hardware. Crucially, there are usually many (infinite)
mappings from high-level program to low-level executable,
and the compiler is charged with finding a close to optimal
(with respect to program size, execution time, or energy
use) low-level executable that preserves the computational
semantics of the high-level program.
Historically, existing work has focused on general-purpose
compilers such as GCC and LLVM that compile general-
purpose input programs written in high-level languages like
C to a compute device following the traditional Harvard
or Von Neumann architectures composed of caches in a
memory hierarchy and single CPU operating on scalar or
vector values.
1Department of Computer Science, University of California,
Davis 2Intel Corporation. Correspondence to: Jason Knight <ja-
son.knight@intel.com>.
Proceedings of the 2nd SysML Conference, Palo Alto, CA, USA,
2019. Copyright 2019 by the author(s).
Unfortunately, in domains such as dense linear algebra, de-
spite decades of compiler work it is still widely accepted
that hand written and optimized assembly surpasses the
performance of code output by today’s standard compilers.
Additionally, the demand for performance in these domains
is driving further hardware innovation which only exacer-
bates these existing problems in this domain.
Some of the issues exhibited by general-purpose compilers
such as GCC or LLVM are:
1. Such compilers assume that the code is being compiled
for a single, synchronous compute unit or multiple
devices with particular forms of parallelism and shared
memory capabilities.
2. They assume a particular form of memory hierarchy,
with a large main memory accessible by the CPU and a
cache hierarchy on the chip that is managed completely
by hardware.
3. They assume a scalar or vector instruction set, and are
unable to map computations programs onto broader
types of instructions like matrix multiplication.
In response to these issues, a number of domain-specific
deep learning compilers have been proposed to address
various aspects of the problem.
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In particular, TVM (Chen et al., 2018a) builds on the work of
Halide (Ragan-Kelley et al., 2013) to allow users to express
computational kernels in a high level description language
(essentially a “Tensor IR”) and then expose a device specific
set of scheduling primitives for users to describe loop block-
ing, memory prefetching, and other considerations to lower
the computational description to efficient code in LLVM
intermediate representation (IR) or other representations.
The requirement that users manually schedule kernels was
partially addressed in the AutoTVM (Chen et al., 2018b)
extension by leveraging learned cost models, but this still
requires good initial schedules. In addition, current support
for pattern matching larger blocks of compute such as a
matrix multiplication from the finer grained IR of TVM is
inflexible given the memory hierarchy and instruction set
assumptions made in TVM.
PlaidML (Vertex.ai, 2017) has a similar “Tensor IR” called
Tile, but uses parameterized cost models and careful mem-
ory hierarchy analysis to generate automatically-scheduled
kernels. But again, both platforms still make strong assump-
tions about the underlying memory hierarchy and instruction
sets supported by the individual compute units.
The Intel® nGraph™ (Cyphers et al., 2018) library and Ten-
sorFlow™1’s XLA (Leary & Wang, 2017) compiler both
take as input a higher level, coarser, graph based represen-
tation of a deep learning computation and then allow each
hardware backend to choose how to lower the coarse grained
deep learning computations to machine code. As an exam-
ple, nGraph™’s CPU backend leverages the Intel® Math
Kernel Library for Deep Neural Networks (Intel® MKL-
DNN) and Eigen for much of the execution capabilities
whereas the XLA CPU backend lowers operators to kernel
library calls or LLVM IR. Both of these systems are capable
of leveraging the compilation approach described in this
paper with the appropriate lowering pass to the Tensor IR
described in Section 2.
Less recent research has been published in the field of map-
ping computations onto complex instruction set (CISC) ar-
chitectures, primarily using directed acyclic graphs to de-
scribe the computation. (Aho et al., 1989; Keutzer, 1987),
for example, describe both the program and the supported
instructions as graphs similar to SSA graphs used in LLVM,
then perform a pattern matching step to find isomorphisms
between the two. However, such approaches in general fall
under the general-purpose language assumptions made by
compilers like GCC and LLVM, limiting their usefulness in
the deep learning domain because they cannot effectively
analyze and exploit loop nests and loop-nest-reording invari-
ances that are extremely common in deep learning programs.
Finally, they generally do not address the problem of actu-
1Other names and brands may be claimed as the property of
others.
ally scheduling memory movement and splitting up large
computations over heterogeneous, parallel architectures.
Typically, the creation of hand written kernel libraries has
been the workaround given the limitations mentioned pre-
viously, but these libraries also have several issues. First,
the reliance on hand-written kernels means that each new
hardware architecture and instruction set requires significant
investment from the hardware vendor to even begin execut-
ing programs. Also, whenever significant, novel kernels are
introduced, even existing devices require additions to the
kernel library and/or compiler systems for support. And
finally, even when lowering rules exist, the fact that such
kernels are written and called in isolation to the rest of the
program sometimes misses optimization opportunities such
as operator fusion.
1.1 Our Approach
In this paper, we propose a compiler system to address these
issues. In particular, we limit our domain of interest to ma-
chine learning programs such as those supported by TVM
and PlaidML, and show how such a domain-specific com-
piler can automatically produce optimized executable pro-
grams for heterogeneous systems that, until now, have been
unaddressed by all existing compilation approaches. We
demonstrate the performance advantages of our approach in
a variety of cases.
We break up the compilation problem into two steps. The
first, instruction mapping, attempts to enumerate the multi-
tude of ways that one program can be executed on all of the
compute devices in the system. We show how, for a limited
but common set of cases, we can perform this mapping with
an automated and efficient algorithm. For more complex
cases, we discuss how we extend this approach to support
arbitrary programs as well. The second step is scheduling,
which consists of a number of choices, including: which
instructions to use, how to break up the computation, de-
vice allocation, and memory movement throughout complex
memory hierarchies. Finally, we list the many combinatorial
choices that must be made by the system and how they affect
the final executable quality, then show how we provide a
unified interface to making such choices, enabling future
research to build on our system with new cost models and
heuristics.
2 INSTRUCTION MAPPING
One of the major assumptions modern compilers make is
that the instruction set they are compiling to (the language
actually recognized by the hardware architecture) consists
primarily of scalar and vector operations. Modern program-
ming languages and compilers have been written so that
multiple layers of IR can be lowered onto predominantly
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scalar instruction sets. For example, in the matrix multipli-
cation pseudo-code shown in Listing 1, the compiler could
look at each line and apply lowering “templates” to translate
each line into viable x86 instructions.
f o r i , j , k {
C[ i ] [ j ] += A[ i ] [ k ] * B[ k ] [ j ] ;
}
Listing 1. Pseudo-code for a matrix multiplication. For succinct-
ness, we do not explicitly show the loop nest ordering. Traditional
compilers are typically unable to analyze deep loop nests such as
this one.
f o r i , x , d , ki , ko {
C[ i ] [ x ] [ ko ] += A[ i ] [ x+d ] [ ki ]
* B[ d ] [ ki ] [ ko ] ;
}
Listing 2. Pseudo-code describing a 1D convolution
However, as the instructions supported by hardware become
more complex, lowering is not adequate because the gran-
ularity of the compiler IR is often lower than instructions
offered by new hardware. For example, processing units
may expose matrix multiplication instructions that can exe-
cute thousands of multiply-accumulate operations in a sin-
gle cycle. A traditional compiler, which assumes scalar and
vector instructions and works via statement-by-statement
rewriting or limited template matching, would not be able
to determine that the entire program in Listing 2 can be bro-
ken up and executed with a series of matrix multiplication
instructions.
In some limited cases, a compiler might be able to support
a textual template for such matrix-multiplication programs,
but this template would be limited and not robust to syntac-
tic changes like loop nest reording or buffer transpositions
that do not change the semantic meaning of the code. Fur-
thermore, we also want to be able to schedule these larger
instructions across smaller compute blocks without hard-
ware support or explicit user direction as is the case today
with most GPU and CPU programming models.
f o r b , i , j , k , di , dj , q , r {
C[ b ] [ i ] [ j ] [ k ] += A[ b ] [ s * i + di ]
[ s * j + dj ] [ q ]
* D[ di ] [ dj ] [ q ] [ r ]
* P [ c *q + r ] [ k ] ;
}
Listing 3. Pseudo-code describing a separable depthwise convolu-
tion
In other cases, the computation must be transformed at
a coarse level of granularity to map to fixed-function ac-
celerator compute blocks. For example, Listing 3 shows
pseudo-code for a separable-depthwise convolution (Sifre &
Mallat, 2014), which is a relatively recent kernel used in the
computer vision domain. This operation can be executed on
matrix-multiplication and convolution accelerators, however
when expressed in this type of IR, a number of transforma-
tions are required before the matrix-multiplication can be
pattern matched directly. We developed our IR and com-
piler to be able to address these mapping and transformation
challenges in the deep learning domain.
2.1 Representation
We represent both the program to be executed and the in-
structions exposed by the hardware in the same IR which
then casts the overarching problem as one of finding iso-
morphisms between sub-computations in the “haystack”
program and the “needle” program (describing a hardware
instruction). We first motivate and describe the IR.
We focus our representation on a subset of programs, namely
deep learning kernels. These usually consist of simple arith-
metic operations (addition, multiplication, and subtraction)
on scalar elements in high-dimensional arrays, with indices
of the arrays being determined by affine combinations on a
set of loop variables. Importantly, such kernels are almost
always loop-order invariant when ignoring floating point
associativity, which is typical in the deep learning domain.
As an example, matrix multiplication is shown in Listing 1.
This invariance makes such programs simpler to analyze
and optimize than general-purpose programs, as all loop
reordering operations are valid.
This property has been leveraged by deep learning compilers
such as TVM and PlaidML, which similarly restrict their in-
put domain to such dependency-free programs, but because
they assume low-level instruction sets, these compilers do
not need to perform a mapping analysis of their programs
as we describe here.
f o r a l l i , j , k {
tmp [ i ] [ j ] [ k ] := A[ i ] [ k ] ;
tmp [ i ] [ j ] [ k ] *= B[ k ] [ j ] ;
C[ i ] [ j ] += tmp [ i ] [ j ] [ k ] ;
}
Listing 4. ISAMIR for a matrix multiplication
To support mapping, we break up a TVM compute descrip-
tion into a three-operand form, explicitly stating the indi-
vidual (tensor) operations that compose the kernel. Our
intermediate representation, “ISAMIR,” is shown in List-
ing 4. We effectively retain the iteration order-invariance
of TVM while adding the requirement that each statement
performs exactly one operation. This allows easier analysis
over sub-computations that are important in the mapping
process.
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Notably, for analysis purposes, our system assumes that
each statement (line) in the intermediate representation is
executed in isolation over its entire iteration domain before
executing the next statement. Thus, the “forall loop” sur-
rounding the program is semantically different than a for
loop in languages such as C, and here only serves to ex-
plicitly enumerate the loop axes themselves (and not state
anything about iteration order). However, this is primarily
for analysis purposes, and at execution time multiple state-
ments can be executed in more efficient ways, if semantic
equivalence can be proven.
Furthermore, as with three-operand formats in traditional
compilers, this format requires a number of temporary
buffers that would not be required in a TVM-like description.
However, these are only necessary for analysis purposes,
and will be removed or replaced before execution.
Formally, we define ISAMIR in terms of statements over
loop domains that act on expressions referencing locations
inside of buffers.
2.2 Deterministic Mapping
f o r a l l i , x , d , ki , ko {
tmp [ i ] [ x ] [ d ] [ ki ] [ ko ] := A[ i ] [ x+d ] [ ki ] ;
tmp [ i ] [ x ] [ d ] [ ki ] [ ko ] *= B[ d ] [ ki ] [ ko ] ;
C[ i ] [ x ] [ ko ] += tmp [ i ] [ x ] [ d ] [ ki ] [ ko ] ;
}
Listing 5. ISAMIR for a 1D convolution
Starting with an example, we can imagine mapping a pro-
gram such as the one dimensional convolution in Listing 5
to hardware supporting the transposition and matrix multi-
plication instructions. The latter as described in ISAMIR in
Listing 4.
f o r a l l i , x , d , ki , ko {
t r a n s p o s e (A, ( 1 , 0 , 2 ) ) ;
t r a n s p o s e (C , ( 1 , 0 , 2 ) ) ;
matmul (A[ x+d ] [ : ] [ : ] , B[ d ] [ : ] [ : ] ,
C[ x ] [ : ] [ : ] ) ;
t r a n s p o s e (C , ( 1 , 0 , 2 ) ) ;
}
Listing 6. “Mapped” ISAMIR for a 1D convolution
Listing 6 shows one form this mapping could take using
a modified version of ISAMIR. To see the equivalence be-
tween Listing 5 and 4, note that the buffers ”A”, ”B”, and
”C” are used in the same way between both programs. Fur-
thermore, loop axes in the original program have corre-
sponding axes in the mapped instructions, for example, ki is
used exactly as k; as the minor and major dimensions on the
right hand side of the first two statements, then it is summed
over in the final statement. Note that there were multiple
choices for mapping the k axis, we only show one here.
In the general case, we wish to determine a buffer map,
dimension map, and axis map between the haystack and
needle programs, after which we can rearrange the dimen-
sions and axis such that the mapped dimensions and axis are
inner-most in the computation and can be replaced by a sin-
gle instruction call. For a well-defined subset of cases (such
as single-reductions into output buffers) such mappings pre-
serve semantic equivalence with the input program.
To perform this mapping process in general, we represent
each buffer access expression as a matrix, with buffer di-
mensions on the rows and loop axis on the columns. Now
we can express buffer and axis maps as permuted subsets
of the matrix rows and columns, respectively. The goal
now becomes to select rows and columns, along with their
orderings, from the haystack matrices such that the selected
sub-matrix is equivalent to the one exposed by the target
instruction.
Effectively, and similar to the representations used in many
polyhedral compilation techniques, these matrices map from
the values of the loop axis at a particular iteration to a spe-
cific element in the buffers to be acted upon. When com-
bined with the domains of the loop axis and the fundamental
operation to be executed (such as “*=” and “+=”), these ma-
trices fully describe the computation that is being performed.
Thus, mapping equivalent sub-portions of these matrices
intuitively maps equivalent sub-computations between two
programs.
Notably, by treating these matrices as graphs, our prob-
lem is isomorphic to the bipartite subgraph isomorphism
problem which has complexity no greater than the general
subgraph isomorphism problem O(n0.729w) where n and
w are the number of vertices of the graph representation of
the source program and target hardware instruction respec-
tively (Nesˇetril & de Mendez, 2012).
Taking inspiration from existing subgraph isomorphism
solvers (Cordella et al., 2004), we devise a dynamic pro-
gramming algorithm that recursively attempts to map buffer
dimensions and axes until all possibilities are exhausted or a
mapping does not hold. Notably, the recursive nature of this
mapping means that entire “branches” of possible mappings
can be ignored as soon as one of the mappings is shown not
to hold. We utilize a number of heuristics to further speed
up the algorithm, and its execution time was negligible for
all tested programs.
2.3 IR Transformations
Although the deterministic mapper is able to automatically
and efficiently determine isomorphisms in many real-world
programs, there are classes of programs where matching is
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insufficient alone. For example, in separable-depthwise con-
volutions shown in Listing 3, an additional multiplication is
inserted into the computation. In this case, the deterministic
mapper will refuse to map the programs, as the operation
order does not match. For these cases, we must introduce
additional IR transformations for the mapping process de-
scribed above to work more broadly. For example, in the
separable-convolution example, we can factor part of the
second multiplication outside of the summation, resulting in
a semantically-identical program with syntactically differ-
ent statements. At this point, the deterministic mapper can
identify the (now obvious) isomorphism between the first
three instructions and a matrix multiplication, while the last
two instructions can be mapped to a dot product instruction
(or, with further transformations, a matrix multiplication).
ISAM’s IR and implementation support arbitrary transfor-
mations of this form, as long as they follow an established
interface for transformation passes. Notably, these trans-
formations may sometimes be applied indefinitely, such as
a pass that adds new, size-1 dimensions to a tensor (to ex-
press a remove-dimension transformation from the needle
program). In addition, there is no clear order in which to
apply these passes such as to always expose the desired
mapping to the deterministic mapper. For these reasons, the
non-deterministic mapper actually creates a search space in
which the system must search for an ideal series of transfor-
mations and mappings.
Although, on first glance, this appears to be a significant
problem, we have found in practice that the search space
can be effectively managed. First, the set of applicable
transformations is very small. For a majority of operations,
no search is necessary. For situations in which search is
necessary, it appears that a small set of core algebraic trans-
formations (expressing fundamental algebraic facts such as
associativity, commutativity, and distrubitability) are effec-
tively able to describe the majority of relevant transforma-
tions.
Additionally, we have found that the deterministic mapper
can be used to provide feedback to the IR transformation
search. For example, in the separable-convolution exam-
ple above, the deterministic mapper can report where and
why it failed to map – in this case, because the third op-
eration was a multiplication instead of an addition. The
non-deterministic mapper can then use this information,
along with prior knowledge of what the factorization pass
does, to determine that performing the factorization pass
would make the needed change. For all of the use cases we
have experimented with, this feedback has been all that was
needed to effectively map to matrix multiplication instruc-
tions (obviating the need for further search techniques).
Notably, while the deterministic mapper returns axis and
dimension maps, the deterministic mapper paired with the
Input Program
Instruction
Descriptions
Deterministic
Mapper
IR
Transformations
Enumerated
Mappings
Figure 1. ISAM combines a fast but limited “deterministic map-
per” with a set of “IR transformations” to effectively map complex
computations onto tensor-level instruction sets.
IR transformer actually returns a set of possible mappings,
each one with an associated series of needed transformations
and resulting axis- and dimension-maps.
Thus, the entire mapper system can be seen as a loop, shown
in Figure 1, where the non-deterministic mapper is con-
stantly sampling points from the search space, and the de-
terministic mapper is analyzing each of those points for
potential mappings. The result of this process is a set of
transformations, each with an associated set of axis and
dimension mappings.
2.4 Instruction Selection
This system often produces multiple different potential map-
pings for a single input program or set of statements. For
example, anything that can be mapped to a matrix multi-
plication instruction could also have been mapped to a dot
product instruction. Similarly, some architectures may ex-
pose “fused” instructions, for which the system can choose
whether to call two independent instructions serially or the
single fused instruction. We discuss our general approach
to making such compiler choices in Section 4, but we found
that a reasonable heuristic is to pick the non-overlapping
instructions that lead to the minimum number of final in-
structions used.
3 SCHEDULING
Now that we know which instruction we wish to use to
compute each portion of the source program, the system
must actually produce executable instructions that can be
executed on the target devices.
3.1 Compile-Time Scheduling Approach
Many existing deep learning compilers (Chen et al., 2018a;
Vertex.ai, 2017; Leary & Wang, 2017; Vasilache et al.) make
use of static scheduling, where the computation is broken
up into scheduling (or compilation) and execution phases.
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Mapped computation 
(from tensorizer):
for x:
   matmul(A[x,:,:], B[x,:,:], C[:,:])
Unrolled 
computations (0 <= x < 
2):
matmul(A[0,:,:], B[0,:,:], C[:,:])
matmul(A[1,:,:], B[1,:,:], C[:,:])
Device Assignment: matmul(A[0,:,:], B[0,:,:], C[:,:]): Processing Unit 0
matmul(A[1,:,:], B[1,:,:], C[:,:]): Processing Unit 1
Main Memory HBM
Processing Unit 
0
Processing Unit 
1
PU0 Register Files PU1 Register Files
(b) Scheduling First Matmul (c) Scheduling Second Matmul
Main Memory HBM
Processing Unit 
0
Processing Unit 
1
PU0 Register Files PU1 Register Files
A[0,:,:]
A[1,:,:]
B[0,:,:]
B[1,:,:]
C[:,:]
Processing Unit 
0
Copy A[0,:,:], MM -> HBM
Copy A[0,:,:], HBM -> Register
Copy B[0,:,:], MM -> HBM
...
Copy C[:,:], HBM -> Register
Matmul A, B, C
Main Memory HBM
Processing Unit 
0
Processing Unit 
1
PU0 Register Files PU1 Register Files
A[0,:,:]
A[1,:,:]
B[0,:,:]
B[1,:,:]
C[:,:]
A[0,:,:]
B[0,:,:]
A[0,:,:]
B[0,:,:]
Processing Unit 
1
Copy A[1,:,:], MM -> HBM
Copy A[1,:,:], HBM -> Register
Copy B[1,:,:], MM -> HBM
...
Copy C[:,:], PU0 Register -> Register
Matmul A, B, C
(a) Unrolling and Device Allocation
1) Mapped computation (from matcher):
2) Unrolled computations (0 <= x < 2):
3) Device Assignment:
for x:
   matmul(A[x,:,:], B[x,:,:], C[:,:])
matmul(A[0,:,:], B[0,:,:], C[:,:])
matmul(A[1,:,:], B[1,:,:], C[:,:])
ul(A[0,: :], B[0 :,:]  C[:,:]): Processing Unit 0
matmul(A[1,:,:], B[1,:,:], C[:,:]): Processing Unit 1
Main ory
PE 0 PE 1
PE 0 Register 
Files
PE 1 Register 
Files
(b) Scheduling First Matmul (c) Scheduling Second Matmul
Main ory
PE 0 PE 1
PE 0 Register 
Files
PE 1 Register 
Files
PE 0
Copy A[0,:,:], MM -> HBM
Copy A[0,:,:], HBM -> Register
Copy B[0,:,:], MM -> HBM
...
Copy C[:,:], HBM -> Register
Matmul A, B, C
Main ory
PE 0 PE 1
PE 0 Register 
Files
PE 1 Register 
Files
PE 1
Copy A[1,:,:], M  -> 
Copy A[1,:,:], HBM -> Register
Copy B[1,:,:], MM -> HBM
...
Copy C[:,:], PE 0 Register -> Register
Matmul A, B, C
Figure 2. In this small example, we attempt to execute two matrix multiplication instructions then sum the products together into the C
matrix. First, we need to determine an unrolling order and device allocation (a) for each individual instruction. In this example, we assume
that our architecture has two processing units with separate registers. After allocation and unrolling (b), ISAM determines how to move
the appropriate memory onto the appropriate computation devices using graph traversals and the approach class described in Section 4,
where the system records the necessary data movement commands and which device needs to execute them by labels attached to the graph
hardware representation. For subsequent compute instructions (c), the latest version of data layout is considered which enables efficient
data reuse amongst computing devices and registers. When data is updated in place, static cache invalidation is performed to invalidate
other copies of that data across the graph.
During the scheduling phase, the system emits a series of
instruction calls that can later be executed to produce the
desired output. This scheduling approach is unable to adapt
to changing hardware or program conditions, but produces
zero runtime overhead.
ISAM also performs static scheduling, as we have found
the overhead of runtime scheduling too great for the limited
benefits. Our static scheduler operates through a “dry-run”
approach where it attempts a simulated execution of the
program, while recording the instructions and associated
system state needed to perform the needed computation.
This instruction record is then stored for final execution.
3.2 System Description Graph
In order to flexibly schedule across a wide variety of fu-
ture systems, we utilize a system description graph as an
abstraction layer for the underlying hardware. This graph
is provided by the user to describe the machine they wish
to execute their program on. The system description graph
contains three types of nodes: compute nodes that expose
support for computational instructions, memory nodes that
contain information about available size and allocation in-
structions, and data movement nodes that describe instruc-
tions used for moving data between memory nodes (essen-
tially edges between the memory nodes).
Notably, these nodes are critical objects which interact dur-
ing the scheduling process by retaining the system state
during scheduling. For example, each compute node con-
tains the list of the instructions that it will execute at run-
time, memory nodes contain a compile-time list of memory
buffers that the system will allocate on them, and edges
encode the device or devices that can emit instructions to
control memory movement across them. In this way, the
graph nodes themselves operate similarly to a hardware
abstraction layer (HAL) in a traditional compiler.
3.3 Unrolling
In order to analyze data dependencies more accurately, the
first step of the scheduling process is to unroll the compu-
tation, imposing an explicit order on the sub-computations
(instruction calls) to be made. We refer to these sub-
computations as compute tiles, and each will be associated
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with a single call to the underlying instruction. In parallel
computations, this determines the dependency order – if two
different devices need to update the same memory, the one
earlier in the unrolling will have priority and the second will
be dependent on the first’s completion. We describe how
this choice is made in Section 4, but a reasonable heuristic
is to place computations which use the same memory close
together in the unrolling.
3.4 Device Allocation
In the general case, there may be multiple physical devices
which can execute a given instruction. For example, in
our test architecture described later, each of the individual
compute units can execute a matrix multiplication operation.
The system must decide which compute unit will run which
portion of the computation (compute tile). We discuss how
this choice is made in Section 4, but a reasonable heuristic
must balance memory locality with exploitation of compute
parallelism.
3.5 Scheduling Memory Movement
At this point through scheduling, we have assigned compute
statements to devices and their order. However, we have
not expressed how the compute devices will access the data
they need to compute on. For this, we keep track of where
any given piece of data is in the system at any given stage
in the execution process.
For example, before any computation is run, we assume
that all relevant memory buffers are stored in the system
memory. Now, imagine we wish to execute a matrix mul-
tiplication instruction on a particular compute unit in our
test architecture described in Section 5, reading data buffers
”A”, ”B”, and ”C”, then writing to buffer ”C”. We first ask
the compute unit’s representative node in our system graph
which memory units each operand for the desired instruction
may be in before execution. In this step, the compute unit’s
node itself can expose limitations such as a requirement that
all operands be on different register files.
In order to place the data in one of these executable loca-
tions, the compiler must first decide which currently-stored
location it wants to copy the data from (for example, if a
copy of a network’s weights are stored both on the host
memory and on the on-chip HBM), then which location it
wants to copy the data to (for example, if there are multiple
register files), and finally which path of intermediate nodes
and copy instructions it wants to use to move the data (for
example, if data must be copied to an HBM unit before it
can be copied to the actual register file). All of these prob-
lems are difficult and, in many cases, architecture-specific.
We describe our general approach to such choices in Sec-
tion 4, however there are often good architecture-specific
“template paths” that can be used for heuristics (for example,
copying from main memory to an HBM to a register file)
and simply finding a shortest-path tends to work relatively
well. Additionally, there are more concerns than simply the
raw latency between memory units. For example, evicting
resident data from registers or HBM to make space for the
desired data may have ripple effects and can multiply the
required memory bandwidth.
Furthermore, as many memory movement paths involve mul-
tiple memory units, we keep track of intermediate copies of
buffers as they are copied throughout the system, allowing
the scheduler to use these intermediate copies later as essen-
tially cached copies of the data. In this way, our scheduler
can utilize explicitly-allocated memory units as cache de-
vices. However, when data is written to a copy of a buffer in
one location, our scheduler must perform a “virtual” cache
invalidation to note that all previous copies of the data are
now out-of-date.
3.6 Scheduling Recurrent Models
Recurrent models that execute groups of computations repet-
itively pose additional challenges and opportunities for
scheduling. For example, a GRU cell may be executed
hundreds of times in a model’s execution. Some compil-
ers unroll these RNN loops to reduce the problem back to
standard scheduling. However, this approach is expensive
at compile-time, places further challenges on memory op-
timization passes, and limits flexibility for dynamic RNN
length control.
Ideally, we would like to schedule a finite number of steps
at compile-time and invoke these sub programs dynamically
at execution-time, but naively scheduling the computation
once is not sufficient since the buffers may not be in the
same location after the computation as they were in the
beginning. Also, scheduling with awareness of repeated ex-
ecution offers additional optimization opportunities such as
persistent weights. To address this, ISAM explicitly exposes
the concept of a recurrent loop and schedules these loop
bodies specially three separate times. First is the priming
iteration, which performs one instance of the computation,
then leaves the data buffers as close to the compute devices
as possible. Next is the recursive iteration, which executes
on the data buffers from the priming iteration and ensures
all outputs overwrite the appropriate inputs. Finally, the
scheduler emits a finish iteration, which performs the com-
putation a final time and places the data buffers where they
will be needed by the next instruction in the program. At
execution time, a driver first executes the priming iteration,
then the recursive iteration as many times as necessary, and
finally executes the finish iteration.
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4 APPROACHES: UNIFIED INTERFACE TO
COMPILER CHOICES
Throughout the compilation process described in the pre-
vious sections, a number of choices have to be made that
directly affect the efficiency of the generated executable.
These choices include the strategy for interleaving determin-
istic mapping with IR transformations, choosing a single
instruction mapping, tiling factors, unrolling order, device
allocation, and memory movement plans.
Throughout the text we have described a few heuristics for
these choices and ISAM implements these heuristics cleanly
separated from the core compiler. But, for future work we
would like to explore a number of other approaches, includ-
ing Monte Carlo tree search combined with cost modeling
and/or machine learning-guided methods. In order to facili-
tate this future work we developed and employed a single
interface to all such choices made by ISAM in the form of an
“Approach” class. This decoupling of compiler infrastruc-
ture and heuristics is similar to optimization pass interfaces
in compilers such as LLVM, but operates at multiple lev-
els of ISAM as opposed to a single middle optimization
layer. This should enable rapid development of additional
heuristics and techniques in the compiler landscape.
In our reported results (Section 6) we utilize an Approach
class that contains a number of heuristics specific to the test
architecture described next, primarily to limit the search
space of possible memory paths and place computations
using the same memory physically close to each other.
5 CASE STUDY ARCHITECTURE
While the ISAM architecture is hardware-agnostic, we
tested the principles against both an existing CPU architec-
ture and a novel deep learning architecture which exhibits
many of the challenges discussed previously. This latter pro-
cessor is made up of many compute units that can execute
native matrix instructions (such as matrix multiplication),
element-wise operations (useful for activation functions),
and matrix-wide reductions (such as sum or max), in addi-
tion to other special purpose units for common operations
and control flow. Furthermore, on-chip “clusters” of these
compute units are programmed with the same instruction
stream and share a set of large register files, while there are
several high-bandwidth memory modules to enable rapid
access to memory too large for the register files. There
are a number of host and device-side instructions to move
memory between register files, processing units, and high-
bandwidth units. Generally speaking, the processing units
can only execute instructions on data in their respective
register files, and further restrictions on how many times
a single register file can be used in an operation exist as
well. All of the memory units in this system are explicitly
managed, so there is no cache hierarchy.
This architecture presents a challenging problem for com-
pilers with significant use of tensor-level instructions, large
amounts of parallelism, and a complex, explicitly-managed
memory hierarchy.
This test architecture has a hand-optimized kernel library
developed for it which provides our performance baseline.
For common operations and tensor sizes, the kernels in
this library are able to achieve nearly-theoretical maximum
utilization of the architecture.
In Section 6 we compare cycle count comparisons between
ISAM-generated kernels and those from the existing kernel
library. Due to a number of profiling differences and issues
between the kernel library and ISAM, these numbers do not
include memory movement to or from the main memory
(which should be equivalent for both approaches anyways),
and ISAM kernels have some additional overhead compared
to the kernel library because of the less-efficient way our
system calls the device driver.
6 RESULTS
6.1 Mapper
We first attempted to test the effectiveness of our mapping
system, as described in Section 2. To this end, we com-
piled a small set of newer convolution kernels and RNN
cells (including depthwise and separable depthwise convolu-
tion and GRU cells), then used ISAM to map these kernels
to a system with matrix multiplication/manipulation and
element-wise instructions. We found that, our mapper was
successfully able to determine the expected mappings in all
cases. Note that all previous work requires this mapping to
be explicitly specified by the programmer.
In addition, we found that, by exposing BLAS methods as
“instructions” to ISAM, we can map the convolutions onto
BLAS calls on x86 devices as well. In Section 7, we also
show how to effectively target x86 by using ISAM mappings
with TVM and LLVM. These results demonstrate how the
system can be effectively utilized even on existing devices
supporting scalar and vector instructions.
6.2 Scheduler
6.2.1 GEMM
Next, to test the effectiveness of ISAM’s scheduling we
performed single matrix multiplications with sizes from
DeepBench (Baidu, 2017) and a internal size list represent-
ing real-world usage patterns for the architecture. We report
a selection of the results in Figure 3. For confidentiality
reasons, Figures 3 through 4 have been normalized by the
minimum value displayed on the plot to conserve relative
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Figure 3. A selection of results comparing cycles per operation
for ISAM and the kernel library (“KL”) when performing a matrix
multiplication. When the existing library is optimized for a given
size, it can perform well over five times faster than our generated
kernels. However, for many other sizes that are less common or
significantly different than the library’s intended focus, ISAM can
produce programs competitive with or significantly faster than the
existing KL. We believe that further heuristics and cost modeling
can significantly improve ISAM’s performance.
differences. (thus, the ratio of any two data points is accu-
rate, but the absolute value or difference is not provided).
First, in configuration (a) when the kernel library (KL) is
well-optimized for a particular size, it can significantly out-
perform our generated kernels. This is due to the large
amount of prior knowledge, experimentation, and engineer-
ing effort that the library authors put into optimizing this
operation for this device. By contrast, our system has only
a few heuristics to use when scheduling a kernel. This
demonstrates the continuing value in hand-optimization hot
spots, a role which kernel libraries are still well-suited to fill.
However, we find with configurations (b) - (c) that for many
shapes which the existing library has not yet been optimized
for (due to less common demand for these operation sizes),
ISAM can produce comparable or slightly better-performing
kernels. Finally, for shapes such as configuration (d) which
do not currently fit the algorithm used in the kernel library
well, ISAM can produce significantly faster kernels.
We note, again, that this benchmark (matrix multiplication)
is one which is quite challenging to our system, since it
is already well-optimized by the kernel library in many
cases, and there is no opportunity for ISAM to perform
inter-operation fusion. Nevertheless, we have found that
there are situations in which ISAM can produce performant
kernels, which can temporarily be used in place of the kernel
library and as a starting point for hand-optimization.
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Figure 4. A selection of results comparing cycles per operation for
ISAM and the kernel library (“KL”) when executing a GRU cell.
Although the KL outperforms ISAM for many of the underlying
operations in the GRU cell (see Figure 3), ISAM utilizes inter-
operation fusion and memory reuse opportunities to outperform
the equivalent KL computations.
After comparing ISAM generated kernels against KL ker-
nels, we found that ISAM would often schedule compu-
tations in a way that causes only one processing unit in a
pair to be active, halving our utilization of the chip. These
types of optimizations are well suited to augment the exist-
ing heuristics implemented in Approach classes and remain
future work.
6.2.2 GRU
To test whether ISAM’s potential to benefit recurrent compu-
tations, such as leaving re-used data on register files between
kernels or pipelining kernels we compiled and executed a
GRU recurrent neural network over 128 steps, using matrix
shapes adapted from the DeepBench (Baidu, 2017) standard-
ized benchmark. A selection of our results are presented in
Figure 4.
As these results show, ISAM out-performed the composition
of kernel-library operations in all tested GRU cases due
to the better fusion of operations and better intermediate
storage that ISAM schedules automatically.
7 APPLICABILITY TO GENERAL PURPOSE
ARCHITECTURES
As demonstrated above, our methodology can yield very
good results on the chosen case study architecture with
matrix instructions. However, the majority of today’s ma-
chines running deep learning applications are stock CPUs
and GPUs. Therefore it is extremely valuable to demon-
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strate if the principles behind ISAM can be used to reach
close to peak performance on those architectures. Recently,
LIBXSMM (Georganas et al., 2018) demonstrated close
to peak performance on modern x86 CPUs through the
use of hand-optimized “micro-kernels” (such as 32x32 ma-
trix multiplications) using similar concepts as ISAM (“dry-
run” static scheduling by dynamic programming optimiza-
tions (Demmel & Dinh, 2018), “replay” execution of opti-
mized instruction streams per PE/core) then manually map-
ping large computations to these efficient micro-kernels.
However, the reliance on manually-optimized micro-kernels
and hand-written lowering rules makes LIBXSMM similar
to the kernel library on our test architecture.
There are number of ways to use an ISAM-like system to
schedule computations on a traditional, x86 CPU. First,
scalar instructions can be represented in ISAMIR and the
system can be run as normal. However, this is difficult for
ISAM, as there are a large number of x86-specific heuristics
that would need to be exposed to ISAM to produce code
comparable with LLVM or GCC. Next, methods such as
GEMM from BLAS-like kernel libraries can be exposed as
“pseudo-instructions” to ISAM, allowing ISAM to schedule
programs in a similar way to our test architecture with matrix
multiplication instructions while benefiting from the hand-
optimizations in the kernels. We have demonstrated that
this is possible in Section 6.1. Finally, we have found that
existing compilers such as LLVM can produce extremely
performant output if the input program is reordered to a
form that LLVM can correctly analyze. For example, if
the loop nests and buffer dimensions in a convolution are
reordered such that the inner-most loops and most-minor
buffer dimensions are ordered similar to a matrix multiplica-
tion, LLVM will automatically optimize that block of code
using device- and algorithm-specific heuristics. In this way,
we can compile programs to x86 devices in a “full-stack”
(but still efficient) manner, without hand-written kernel li-
braries.
To that end, we can use the mappings found by ISAM to
reorder the loop nests and buffer dimensions in a program
in such a way that LLVM can automatically recognize and
optimize such matrix multiplications, then output LLVM IR
and have LLVM perform the final scheduling and compila-
tion. Although, for future work, we could write an “LLVM
Backend” to do this completely from ISAM (or expose
the LLVM-recognized matrix multiplication as an instruc-
tion), we found that re-using existing work such as TVM
would allow us to re-use existing device- and LLVM-specific
heuristics in that system more quickly than rewriting them
for the ISAM system. To that end, following (Georganas
et al., 2018), we utilize the mappings that ISAM can find
between large convolution and small matrix multiplications
to schedule convolutions in TVM in such a way that LLVM
can correctly optimize the underlying matrix multiplication
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Figure 5. Comparing peak performance on an Intel® Xeon®
Scalable Platinum 8180 processor for TVM, ISAM-TVM and
LIBXSMM when executing all ResNet-50 layers with the very
small minibatch 28.
instructions after TVM generates and compiles LLVM IR.
We refer to this combined system as “ISAM-TVM.”
In order to evaluate the performance of our ISAM-TVM
prototype, we run all inner ResNet-50 layers using TVM
out-of-the-box, ISAM-TVM and LIBXSMM on a single
socket Intel® Xeon® Scalable Platinum 8180 CPU with 28
cores at Intel® Advanced Vector Extensions (Intel® AVX)
512 base-frequency of 1.7 GHz delivering 3.05 TFLOPS
peak performance in single precision. Figure 5 depicts the
achieved performance and confirms ISAM’s general appli-
cability to CNNs using a small matmul approach for a very
small minibatch of 28. Our ISAM-TVM is able to achieve
up 85% of the KL LIBXSMM (version 1.9-1999) when
weighting all layers by their floating point operations and
is able to clearly outperform the default TVM code genera-
tion. Both ISAM-TVM and LIBXSMM are able to achieve
a high fraction of the 3.05 TFLOPS peak performance for
all layers under investigation. The used memory layout is
NCHWc16 for activations and KCRSc16k16 for weights as
in (Georganas et al., 2018).
8 CONCLUSION
By focusing on a narrower domain of deep learning compu-
tation, we were able to formulate an intermediate represen-
tation which is able to encode a broad variety of common
operations and is amenable to efficient pattern matching for
existing and exotic new hardware instruction sets. Then by
building this matcher and a static scheduler over a flexible
graph hardware abstraction, we were able to generate effi-
cient code for two hardware architectures when compared
to more traditional classical kernel library approaches.
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